De informatie in dit e-mailbericht is vertrouwelijk en uitsluitend bestemd voor de
geadresseerde. Wanneer u dit bericht per abuis ontvangt, verzoeken wij u contact op te
nemen met de afzender per kerende e-mail. Verder verzoeken wij u in dat geval dit
e-mailbericht te vernietigen en de inhoud ervan aan niemand openbaar te maken.
Wij aanvaarden geen aansprakelijkheid voor onjuiste, onvolledige dan wel ontijdige
overbrenging van de inhoud van een verzonden e-mailbericht, noch voor daarbij
APG Groep N.V. is gevestigd te Heerlen en is ingeschreven in het
handelsregister van de Kamer van Koophandel Limburg onder nummer 14099617
The information contained in this e-mail is confidential and may be privileged.
It may be read, copied and used only by the intended recipient.
If you have received it in error, please contact the sender immediately by
return e-mail; please delete in this case the e-mail and do not disclose its
contents to any person. We don't accept liability for any errors, omissions,
delays of receipt or viruses in the contents of this message which arise as a
result of e-mail transmission.
APG Groep N.V. is registered in the trade register of the Chamber
of Commerce Limburg, The Netherlands, registration number: 14099617
On 7/10/2018 1:01 AM, Baltissen, GJPAA
How is the development
of the card going?
Phase I of development/design is done.
Phase 2 requires I focus on REU functionality
Phase 3 will allow the card an option to operate in parallel with
the 6510 or operate as a replacement CPU for the 6510.
Right now, I am learning the specifics of REU functionality
(basically, being able to coordinate with VIC-II for the local bus
to share memory.
Specifically, one way or another I am going to implement a CPU
accelerator for hte 64. Mostly to prove to myself I can do it.
Right now, the big hurdle is sharing the 64 bus. I decided to
implement REU functionality because it's a good place to learn, and
I figured the outcome might be a working REU Verilog core. Writing
data from 64 to external RAM is working fine, with the expected REU
registers and such, but reading is not (for some reason, all 64 RAM
locations get the value of the first external RAM location, and I
can tell I am incrementing the counters). Once I can overcome that,
then I can move to Phase 3a, which is running the 6808 as main CPU
on 64 at 1MHz, and then Phase 3b would be to accelerate it and add
in the code to halt the CPU if a memory value needs to be stored in
The reason why I ask is
that I finished the 6809 part of my assembler yesterday. So
if you need a tester, I could be of help.
I can share now, as an IPC mechanism (for parallel 6809 execution)
is needed for operation. Are you aware of FLEX or OS/9 OS?